

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/749,570	12/31/2003	Mikko Waltari	109822-98	8972
75	590 10/17/2005		EXAMINER	
TROY M. SC	HMELZER		WAMSLEY, PATRICK G	
	RTSON, L.L.P.	TF 1000	ART UNIT	PAPER NUMBER
LOS ANGELE	RAND AVENUE, SUI	TE 1900	2819	
LOS ANGELE	5, CA 20071		2317	•

DATE MAILED: 10/17/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			•	٢
		Application No.	Applicant(s)	
_		10/749,570	WALTARI, MIKKO	
	Office Action Summary	Examiner	Art Unit	
		Patrick G. Wamsley	2819	
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the o	correspondence address	
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DONA IN THE MAILING THE	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).	
Status				
1)⊠	Responsive to communication(s) filed on 19 A	<u>ugust 2005</u> .		
2a) <u></u> □	This action is FINAL . 2b)⊠ This	action is non-final.		
3)[Since this application is in condition for allowar			
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.	
Disposit	ion of Claims			
4)⊠	Claim(s) 1-20 is/are pending in the application			
,—	4a) Of the above claim(s) is/are withdraw			
5)🛛	Claim(s) 3,13 and 16 is/are allowed.			
6)⊠	Claim(s) 1,2,5-12,14,15 and 18-21 is/are reject	ted.		
	Claim(s) is/are objected to.			
8)[Claim(s) are subject to restriction and/o	r election requirement.		
Applicat	ion Papers	~	•	
9)[]	The specification is objected to by the Examine	er.		
	The drawing(s) filed on 31 December 2003 is/a		ted to by the Examiner.	
,—	Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).	
	Replacement drawing sheet(s) including the correct	tion is required if the drawing(s) is ob	ojected to. See 37 CFR 1.121(d).	
11)	The oath or declaration is objected to by the Ex	kaminer. Note the attached Office	e Action or form PTO-152.	
Priority (under 35 U.S.C. § 119			
•	Acknowledgment is made of a claim for foreign ☐ All b) ☐ Some * c) ☐ None of:	priority under 35 U.S.C. § 119(a	ı)-(d) or (f).	
	1. Certified copies of the priority document	s have been received.		
	2. Certified copies of the priority document			
	3. Copies of the certified copies of the prior	rity documents have been receiv	ed in this National Stage	
	application from the International Burea			
* (See the attached detailed Office action for a list	of the certified copies not receive	ed.	
Attachme	nt(c)		•	
Attachmer 1) Notice	n(s) ce of References Cited (PTO-892)	4) Interview Summan	y (PTO-413)	
2) Noti	ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	oate	
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	5) Notice of Informal (6) Other:	Patent Application (PTO-152)	

Art Unit: 2819

DETAILED ACTION

Response to Arguments

Applicant's arguments with respect to claims 1-3, 5-16, 18-21 have been considered but are moot in view of the new grounds of rejection.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 1, 7-11, and 18-20 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1, 10-14, and 17-19 of copending Application No. 10/749,571 to Waltari, hereafter Waltari. Although the conflicting claims are not identical, they are not patentably distinct from each other because of the reasons listed below.

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

For independent claim 1, claim 1 of Waltari also recites an algorithmic analog-to-digital converter, hereafter ADC, comprising a sample-and-hold circuit and an ADC processing unit. While this application describes the use of a single internal ADC clock, Waltari provides a single operational amplifier. These limitations are actually obvious in view of each other, because the use of a single amplifier would necessitate the use of a single clock.

Art Unit: 2819

For independent claim 11, claim 14 of Waltari also recites a method comprising the steps of sampling and holding an input signal and generating bits. While this application describes the use of two cycles of variable length, Waltari adds sets of bits to generate an output signal. The variable length limitation would have been obvious because Waltari needs two clock phases, one for applying a signal to switched capacitors and another for comparing their charges to reference voltages.

For independent claim 18, claim 17 of Waltari provides a method comprising the steps of sampling and holding an input signal, generating an ADC clock, generating new voltages, generating data bits, generating feedback signals, and generating output bits.

This application differs from Waltari by reciting the use of a different length cycles for the ADC clock. However, it would have been obvious to use variable cycle lengths in Waltari, corresponding to sampling and comparison ADC operations.

Claim 7 corresponds to claim 10 in Waltari.

Claim 8 corresponds to claim 11 in Waltari.

Claim 9 corresponds to claim 12 in Waltari.

Claim 10 corresponds to claim 13 in Waltari.

Claim 19 corresponds to claim 18 in Waltari.

Claim 20 corresponds to claim 19 in Waltari.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Art Unit: 2819

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 2, 5-12, 14-15, and 18-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Admitted Prior Art, hereafter APA, in view of U.S. Patent 6,909,393 to Atriss et al, hereafter Atriss.

APA discloses an algorithmic analog-to-digital converter [Page 2, ¶3], hereafter ADC, able to sample a continuous analog signal and quantize it into a set of discrete levels. Thus, APA discloses both a S/H function [sampling], and an ADC operation [quantization]. APA's algorithmic ADCs also comprise at least two single-bit processing units sharing a common operational amplifier [Page 3, ¶4]. Conventional algorithmic ADCs [Page 20, ¶76] have two MDACs operating in opposite phases - one generates a residue, while the other performs sampling. These MDACs inherently comprise switched capacitor circuits, which were also described as "typical" by applicant on page 9, ¶40. Such circuits inherently have feedback signals in the context of an ADC system, as the DAC itself serves as a feedback element.

As depicted in Fig. 4, Atriss provides an ADC clock signal occurring at a much greater frequency than a cycle rate for a sample / hold circuit. For claim 1, as shown in Fig. 6, Atriss permits sample / hold circuitry [82] to share a single amplifier [81] with an ADC processing unit [83]. At the time of the invention, it would have been obvious to one of ordinary skill in the art to have applied the teachings of Atriss to APA's algorithmic ADC. The motivation would have been to provide an ADC that operates at high clock rates [col. 1, lines 58-59].

Art Unit: 2819

As depicted in Fig. 4, Atriss provides an ADC clock signal occurring at a much greater frequency than a cycle rate for a sample / hold circuit. At the time of the invention, it would have been obvious to one of ordinary skill in the art to have applied the teachings of Atriss to APA's algorithmic ADC. The motivation would have been to provide an ADC that operates at high clock rates [col. 1, lines 58-59].

For claims 1, 11, 14, and 18, in the APA / Atriss combination, the ADC clock is at least twice as fast as the timing rate of the sample / hold circuit.

For claims 2, 12, 15, and 21, the APA / Atriss combination uses the number of clock cycles to determine the resolution of the generated digital word [col. 13, lines 1-2]. Shorter cycles can be used when less accuracy is needed.

For claim 5, Atriss, like APA, provides a multiplying digital to analog converter, hereafter MDAC, coupled to a sub-ADC stage. The sample / hold circuit is integrated with MDAC in the APA / Atriss combination.

For claims 6 and 19, in the combination, each clock signal comprises at least two phases, one for sampling [61: Fig. 4], and one for comparison [62: Fig. 4].

For claim 7-10, APA's algorithmic ADC, as modified by Altriss, can function in video encoder, video decoder, set top box, and an electronic appliance.

For claims 18 and 20, the APA / Altriss combination applies feedback signals to determine which reference voltages are applied to the switched capacitors.

Allowable Subject Matter

Claims 3, 13, and 16 are allowed.

Page 6

Application/Control Number: 10/749,570

Art Unit: 2819

The following is a statement of reasons for the indication of allowable subject matter: the references of record neither reveal nor render obvious the use of a delay locked loop, hereafter DLL, to generate an internal ADC clock having at least two cycles of different length.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. U.S. Patent 6,927,722 to Hong discloses switched capacitor circuits [SCCs] coupled to an operational amplifier [220]. U.S. Patent 6,608,504 to Fujimoto provides a sample-and-hold circuit for pipelined ADCs. U.S. Patent 6,570,519 to Yang uses switched capacitors [400] with an operational amplifier [306]. U.S. Patent 6,195,032 to Watson et al provides different clocks for MSB [90] and LSB [92] sub-stages. U.S. Patent 5,703,589 to Kalthoff et al links an operational amplifier [18] to a switched capacitor circuit [25].

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Patrick G. Wamsley whose telephone number is (571) 272-1814. The official facsimile number is (571) 273-8300. An alternate facsimile number, (571) 273-1814, should only be used for unofficial documents.

Patrick G. Wamsley

October 11, 2005